

B.E. Part-III 5th Semester (ETC) Final Examination, Dec. 2012

Subject: Microprocessor (ET-503)

Full marks: 70

Time: 3hrs

Answer Question no. 1 and any five from rest taking at least 2 from each group.

Answer should be brief and to the point.

Unnecessary lengthy answers may result in loss of marks.

Q1. Fill up the blanks with appropriate word assuming the μ P is 8085.

- i) Instruction ADI, 5FH Consists of _____ M/c cycles and _____ T-states.
- ii) Maximum _____ numbers of address lines can be used to select memory based I/O ports.
- iii) _____ nos of address bits are necessary to address A 256x8bit memory.
- iv) RST 6.5 pin is a _____ interrupt.
- v) Opcode Fetch M/c. cycle has maximum _____ T-state.
- vi) To interrupt the μ P through INTR interrupt signal should remain high for _____ T-state.
- vii) _____ pin goes to high state during T1 state of each M/c cycle.
- viii) Opcode Fetch is a special _____ cycle and data moves to _____ during Opcode Fetch.

(10)

GROUP- I

- Q2. Draw the transition state diagram of 8085 with suitable explanation. (12)
- Q3. Design a memory system of 4KByte EPROM and one 16KByte RAM for an 8085 μ P. Each RAM memory chip contains 4Kbyte memory. Draw the memory map of the system. Assume necessary control & data pins are available on the memory chips. (12)
- Q4. a) What is addressing mode in microprocessors?
b) With suitable examples, explain the addressing modes of 8085 μ P. (2+10)
- Q5. Interface 4 Nos. 7 segment LEDs using PPI 8255 to a 8085 microprocessor to display decimal numbers up to 99. Draw the circuit diagram and write assembly language programme for implementation. Assumption (if any) must be mentioned. (12)
- Q6. Draw timing diagrams for the following instruction with appropriate control and status signal. Explain in brief. CALL 2000 (12)

GROUP - II

- Q7. a) Explain what happens when INTR in 8085 μ P goes high.
b) A user wants to implement a hardwired interrupt through RST5. Draw the circuit diagram and explain steps involved in it. (4+8)
- Q8. a) Write an 8085 assembly language program to multiply two BCD numbers and store the result in the memory locations. Draw flow chart for the program.
b) Write an 8085 assembly language program to subtract two BCD numbers in registers and result to be placed in HL register pair. (6+6)
- Q9. Sketch the interface of any 8-bit A/D Converter having necessary μ P compatible control signals to an 8085 μ P. Write an assembly language program to read and store the 100 data bytes in the microcomputer system. Assumption if any must be mentioned. (6+6)
- Q10. What is key debouncing? How it can be eliminated? How a 4x4 matrix keyboard can be interfaced using interrupt to give input to a μ P based system? (2+2+8)

Move	Move (cont)	Move Immediate	Add*	Increment**	Logical*	Jump	Stack Ops	Pseudo Instruction
MOV	A,A 7F	E,A 5F	A 87	A 3C	A A7	JMP adr C3	B C5	General :
	A,B 78	E,B 58	B 80	B 04	B A0	JNZ adr C2	D D5	ORG
	A,C 79	E,C 59	C 81	C 0C	C A1	JZ adr CA	H E5	END
	A,D 7A	E,D 5A	D 82	D 14	D A2	JNC adr D2	PSW F5	EQU
	A,E 7B	E,E 5B	E 83	E 1C	E A3	JC adr DA	SET	
	A,H 7C	E,H 5C	H 84	H 24	H A4	JPO adr E2	D1	
	A,L 7D	E,L 5D	L 85	L 2C	L A5	JPE adr EA	D8	
	A,M 7E	E,M 5E	M 86	M 34	M A6	JP adr F2	PSW* F1	DW
	B,A 47	H,A 67	A 8F	B 03	A AF	JM adr FA		Macros :
	B,B 40	H,B 60	B 88	D 13	B A8	PCHL E9	XTHL E3	MACRO
MOV	B,C 41	H,C 61	C 89	H 23	C A9	SPHL F9	SPHL	ENDM
	B,D 42	H,D 62	D 8A		D AA			LOCAL
	B,E 43	H,E 63	E 8B		E AB			REPT
	B,H 44	H,H 64	H 8C		H AC			IRP
	B,L 45	H,L 65	L 8D		L AD			IRPC
	B,M 46	H,M 66	M 8E		M AE			EXITM
	C,A 4F	L,A 6F	A 97		A B7			Relocation :
	C,B 48	L,B 68	B 90		B B0			ASEG NAME
	C,C 49	L,C 69	C 91		C B1			DSEG STKLN
	C,D 4A	L,D 6A	D 92		D B2			CSEG STACK
MOV	C,E 4B	L,E 6B	E 93		E B3			PUBLIC MEMORY
	C,H 4C	L,H 6C	H 94		H B4			EXTRN
	C,L 4D	L,L 6D	L 95		L B5			Conditional Assembly :
	C,M 4E	L,M 6E	M 96		M B6			IF
	D,A 57	M,A 77	A 9F		A BF			ELSE
	D,B 50	M,B 70	B 98		B B8			ENDIF
	D,C 51	M,C 71	C 99		C B9			New Instructions (8085 Only) :
	D,D 52	M,D 72	D 9A		D BA			RIM 20
	D,E 53	M,E 73	E 9B		E BB			STIM 30
	D,H 54	M,H 74	F 9C		F BC			
MOV	D,L 55	M,L 75	G 9D		G BD			
	D,M 56		H 9E		H BE			
	XCHG EB		I 9F		I			
			J 9G		J			
			K 9H		K			
			L 9I		L			
			M 9J		M			
			N 9K		N			
			O 9L		O			
			P 9M		P			
ADD			Q 9N		Q			
			R 9O		R			
			S 9P		S			
			T 9Q		T			
			U 9R		U			
			V 9S		V			
			W 9T		W			
			X 9U		X			
			Y 9V		Y			
			Z 9W		Z			
INR			A 9X		A			
			B 9Y		B			
			C 9Z		C			
			D 9A		D			
			E 9B		E			
			F 9C		F			
			G 9D		G			
			H 9E		H			
			I 9F		I			
			J 9G		J			
INX			K 9H		K			
			L 9I		L			
			M 9J		M			
			N 9K		N			
			O 9L		O			
			P 9M		P			
			Q 9N		Q			
			R 9O		R			
			S 9P		S			
			T 9Q		T			
ADC			U 9R		U			
			V 9S		V			
			W 9T		W			
			X 9U		X			
			Y 9V		Y			
			Z 9W		Z			
			A 9X		A			
			B 9Y		B			
			C 9Z		C			
			D 9A		D			
XRA			E 9B		E			
			F 9C		F			
			G 9D		G			
			H 9E		H			
			I 9F		I			
			J 9G		J			
			K 9H		K			
			L 9I		L			
			M 9J		M			
			N 9K		N			
Decrement **			O 9L		O			
			P 9M		P			
			Q 9N		Q			
			R 9O		R			
			S 9Z		S			
			T 9A		T			
			U 9B		U			
			V 9C		V			
			W 9D		W			
			X 9E		X			
DCR			Y 9F		Y			
			Z 9G		Z			
			A 9H		A			
			B 9I		B			
			C 9J		C			
			D 9K		D			
			E 9L		E			
			F 9M		F			
			G 9N		G			
			H 9O		H			
SUB			I 9P		I			
			J 9Q		J			
			K 9R		K			
			L 9S		L			
			M 9T		M			
			N 9U		N			
			O 9V		O			
			P 9W		P			
			Q 9X		Q			
			R 9Y		R			
DCX			S 9Z		S			
			T 9A		T			
			U 9B		U			
			V 9C		V			
			W 9D		W			
			X 9E		X			
			Y 9F		Y			
			Z 9G		Z			
			A 9H		A			
			B 9I		B			
SBB			C 9J		C			
			D 9K		D			
			E 9L		E			
			F 9M		F			
			G 9N		G			
			H 9O		H			
			I 9P		I			
			J 9Q		J			
			K 9R		K			
			L 9S		L			
OR			M 9T		M			
			N 9U		N			
			O 9V		O			
			P 9W		P			
			Q 9X		Q			
			R 9Y		R			
			S 9Z		S			
			T 9A		T			
			U 9B		U			
			V 9C		V			
CMP			W 9D		W			
			X 9E		X			
			Y 9F		Y			
			Z 9G		Z			
			A 9H		A			
			B 9I		B			
			C 9J		C			
			D 9K		D			
			E 9L		E			
			F 9M		F			
Arith & Logical Immediate			G 9N		G			
			H 9O		H			
			I 9P		I			
			J 9Q		J			
			K 9R		K			
			L 9S		L			
			M 9T		M			
			N 9U		N			
			O 9V		O			
			P 9W		P			
Restart			Q 9X		Q			
			R 9Y		R			
			S 9Z		S			
			A 9A		A			
			B 9B		B			
			C 9C		C			
			D 9D		D			
			E 9E		E			
			F 9F		F			
			G 9G		G			
RST			H 9H		H			
			I 9I		I			
			J 9J		J			
			K 9K		K			
			L 9L		L			
			M 9M		M			
			N 9N		N			
			O 9O		O			
			P 9P		P			
			Q 9Q		Q			
Operators			R 9R		R			
			S 9S		S			
			T 9T		T			
			U 9U		U			
			V 9V		V			
			W 9W		W			
			X 9X		X			
			Y 9Y		Y			
			Z 9Z		Z			
			A 9A		A			
ASSEMBLER REFERENCE			B 9B		B			
			C 9C		C			
			D 9D		D			
			E 9E		E			
			F 9F		F			
			G 9G		G			
			H 9H		H			
			I 9I		I			
			J 9J		J			
			K 9K		K			
Constant Definition			L 9L		L			
			M 9M		M			
			N 9N		N			
			O 9O		O			
			P 9P		P			
			Q 9Q		Q			
			R 9R		R			
			S 9S		S			
			T 9T		T			
			U 9U		U			
TEST			V 9V		V			
			W 9W		W			
			X 9X		X			
			Y 9Y		Y			
			Z 9Z		Z			
			A 9A		A			
			B 9B		B			
			C 9C		C			